Home
last modified time | relevance | path

Searched refs:DMA_LIFCR_CHTIF1_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1754 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
1755 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f410rx.h1754 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
1755 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f410tx.h1744 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
1745 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f401xc.h1695 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
1696 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f401xe.h1695 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
1696 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f411xe.h1698 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
1699 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f405xx.h5787 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5788 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f412cx.h5848 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5849 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f415xx.h5969 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5970 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f423xx.h6241 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
6242 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f407xx.h6087 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
6088 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f412zx.h5908 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5909 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f412rx.h5902 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5903 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f412vx.h5904 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5905 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f413xx.h6205 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
6206 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f427xx.h6178 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
6179 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5939 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5940 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f205xx.h5789 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5790 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f207xx.h6088 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
6089 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f217xx.h6238 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
6239 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5754 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5755 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f722xx.h5738 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5739 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f730xx.h5968 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5969 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f733xx.h5968 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5969 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
Dstm32f732xx.h5952 #define DMA_LIFCR_CHTIF1_Pos (10U) macro
5953 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */

1234