Searched refs:DMA_IFCR_CTEIF5_Pos (Results 1 – 25 of 158) sorted by relevance
1234567
2974 #define DMA_IFCR_CTEIF5_Pos (19U) macro2975 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
3036 #define DMA_IFCR_CTEIF5_Pos (19U) macro3037 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
3188 #define DMA_IFCR_CTEIF5_Pos (19U) macro3189 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
3023 #define DMA_IFCR_CTEIF5_Pos (19U) macro3024 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
3535 #define DMA_IFCR_CTEIF5_Pos (19U) macro3536 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
3507 #define DMA_IFCR_CTEIF5_Pos (19U) macro3508 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
3431 #define DMA_IFCR_CTEIF5_Pos (19U) macro3432 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1079 #define DMA_IFCR_CTEIF5_Pos (19U) macro1080 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1101 #define DMA_IFCR_CTEIF5_Pos (19U) macro1102 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1124 #define DMA_IFCR_CTEIF5_Pos (19U) macro1125 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1095 #define DMA_IFCR_CTEIF5_Pos (19U) macro1096 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1120 #define DMA_IFCR_CTEIF5_Pos (19U) macro1121 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1094 #define DMA_IFCR_CTEIF5_Pos (19U) macro1095 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1156 #define DMA_IFCR_CTEIF5_Pos (19U) macro1157 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1361 #define DMA_IFCR_CTEIF5_Pos (19U) macro1362 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1132 #define DMA_IFCR_CTEIF5_Pos (19U) macro1133 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1197 #define DMA_IFCR_CTEIF5_Pos (19U) macro1198 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1325 #define DMA_IFCR_CTEIF5_Pos (19U) macro1326 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1233 #define DMA_IFCR_CTEIF5_Pos (19U) macro1234 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1274 #define DMA_IFCR_CTEIF5_Pos (19U) macro1275 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1116 #define DMA_IFCR_CTEIF5_Pos (19U) macro1117 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1122 #define DMA_IFCR_CTEIF5_Pos (19U) macro1123 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1433 #define DMA_IFCR_CTEIF5_Pos (19U) macro1434 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
1305 #define DMA_IFCR_CTEIF5_Pos (19U) macro1306 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
