Searched refs:DMA_IFCR_CTEIF2_Pos (Results 1 – 25 of 160) sorted by relevance
1234567
2938 #define DMA_IFCR_CTEIF2_Pos (7U) macro2939 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
3000 #define DMA_IFCR_CTEIF2_Pos (7U) macro3001 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
3152 #define DMA_IFCR_CTEIF2_Pos (7U) macro3153 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
2987 #define DMA_IFCR_CTEIF2_Pos (7U) macro2988 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
3499 #define DMA_IFCR_CTEIF2_Pos (7U) macro3500 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
3471 #define DMA_IFCR_CTEIF2_Pos (7U) macro3472 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
3395 #define DMA_IFCR_CTEIF2_Pos (7U) macro3396 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1043 #define DMA_IFCR_CTEIF2_Pos (7U) macro1044 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1065 #define DMA_IFCR_CTEIF2_Pos (7U) macro1066 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1088 #define DMA_IFCR_CTEIF2_Pos (7U) macro1089 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1059 #define DMA_IFCR_CTEIF2_Pos (7U) macro1060 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1084 #define DMA_IFCR_CTEIF2_Pos (7U) macro1085 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1058 #define DMA_IFCR_CTEIF2_Pos (7U) macro1059 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1120 #define DMA_IFCR_CTEIF2_Pos (7U) macro1121 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1325 #define DMA_IFCR_CTEIF2_Pos (7U) macro1326 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1096 #define DMA_IFCR_CTEIF2_Pos (7U) macro1097 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1161 #define DMA_IFCR_CTEIF2_Pos (7U) macro1162 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1289 #define DMA_IFCR_CTEIF2_Pos (7U) macro1290 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1197 #define DMA_IFCR_CTEIF2_Pos (7U) macro1198 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1238 #define DMA_IFCR_CTEIF2_Pos (7U) macro1239 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1080 #define DMA_IFCR_CTEIF2_Pos (7U) macro1081 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1086 #define DMA_IFCR_CTEIF2_Pos (7U) macro1087 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1397 #define DMA_IFCR_CTEIF2_Pos (7U) macro1398 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
1269 #define DMA_IFCR_CTEIF2_Pos (7U) macro1270 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
