Searched refs:DMA_IFCR_CTCIF4_Pos (Results 1 – 25 of 158) sorted by relevance
1234567
2956 #define DMA_IFCR_CTCIF4_Pos (13U) macro2957 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
3018 #define DMA_IFCR_CTCIF4_Pos (13U) macro3019 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
3170 #define DMA_IFCR_CTCIF4_Pos (13U) macro3171 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
3005 #define DMA_IFCR_CTCIF4_Pos (13U) macro3006 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
3517 #define DMA_IFCR_CTCIF4_Pos (13U) macro3518 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
3489 #define DMA_IFCR_CTCIF4_Pos (13U) macro3490 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
3413 #define DMA_IFCR_CTCIF4_Pos (13U) macro3414 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1061 #define DMA_IFCR_CTCIF4_Pos (13U) macro1062 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1083 #define DMA_IFCR_CTCIF4_Pos (13U) macro1084 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1106 #define DMA_IFCR_CTCIF4_Pos (13U) macro1107 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1077 #define DMA_IFCR_CTCIF4_Pos (13U) macro1078 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1102 #define DMA_IFCR_CTCIF4_Pos (13U) macro1103 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1076 #define DMA_IFCR_CTCIF4_Pos (13U) macro1077 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1138 #define DMA_IFCR_CTCIF4_Pos (13U) macro1139 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1343 #define DMA_IFCR_CTCIF4_Pos (13U) macro1344 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1114 #define DMA_IFCR_CTCIF4_Pos (13U) macro1115 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1179 #define DMA_IFCR_CTCIF4_Pos (13U) macro1180 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1307 #define DMA_IFCR_CTCIF4_Pos (13U) macro1308 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1215 #define DMA_IFCR_CTCIF4_Pos (13U) macro1216 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1256 #define DMA_IFCR_CTCIF4_Pos (13U) macro1257 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1098 #define DMA_IFCR_CTCIF4_Pos (13U) macro1099 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1104 #define DMA_IFCR_CTCIF4_Pos (13U) macro1105 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1415 #define DMA_IFCR_CTCIF4_Pos (13U) macro1416 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
1287 #define DMA_IFCR_CTCIF4_Pos (13U) macro1288 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
