Searched refs:DMA_IFCR_CHTIF5_Pos (Results 1 – 25 of 158) sorted by relevance
1234567
2971 #define DMA_IFCR_CHTIF5_Pos (18U) macro2972 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
3033 #define DMA_IFCR_CHTIF5_Pos (18U) macro3034 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
3185 #define DMA_IFCR_CHTIF5_Pos (18U) macro3186 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
3020 #define DMA_IFCR_CHTIF5_Pos (18U) macro3021 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
3532 #define DMA_IFCR_CHTIF5_Pos (18U) macro3533 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
3504 #define DMA_IFCR_CHTIF5_Pos (18U) macro3505 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
3428 #define DMA_IFCR_CHTIF5_Pos (18U) macro3429 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1076 #define DMA_IFCR_CHTIF5_Pos (18U) macro1077 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1098 #define DMA_IFCR_CHTIF5_Pos (18U) macro1099 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1121 #define DMA_IFCR_CHTIF5_Pos (18U) macro1122 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1092 #define DMA_IFCR_CHTIF5_Pos (18U) macro1093 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1117 #define DMA_IFCR_CHTIF5_Pos (18U) macro1118 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1091 #define DMA_IFCR_CHTIF5_Pos (18U) macro1092 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1153 #define DMA_IFCR_CHTIF5_Pos (18U) macro1154 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1358 #define DMA_IFCR_CHTIF5_Pos (18U) macro1359 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1129 #define DMA_IFCR_CHTIF5_Pos (18U) macro1130 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1194 #define DMA_IFCR_CHTIF5_Pos (18U) macro1195 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1322 #define DMA_IFCR_CHTIF5_Pos (18U) macro1323 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1230 #define DMA_IFCR_CHTIF5_Pos (18U) macro1231 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1271 #define DMA_IFCR_CHTIF5_Pos (18U) macro1272 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1113 #define DMA_IFCR_CHTIF5_Pos (18U) macro1114 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1119 #define DMA_IFCR_CHTIF5_Pos (18U) macro1120 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1430 #define DMA_IFCR_CHTIF5_Pos (18U) macro1431 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
1302 #define DMA_IFCR_CHTIF5_Pos (18U) macro1303 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
