Home
last modified time | relevance | path

Searched refs:DMA_HISR_TCIF4_Msk (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1705 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
1706 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f410rx.h1705 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
1706 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f410tx.h1695 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
1696 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f401xc.h1646 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
1647 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f401xe.h1646 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
1647 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f411xe.h1649 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
1650 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f405xx.h5738 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5739 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f412cx.h5799 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5800 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f415xx.h5920 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5921 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f423xx.h6192 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
6193 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f407xx.h6038 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
6039 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f412zx.h5859 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5860 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f412rx.h5853 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5854 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f412vx.h5855 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5856 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f413xx.h6156 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
6157 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f427xx.h6129 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
6130 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5890 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5891 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f205xx.h5740 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5741 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f207xx.h6039 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
6040 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f217xx.h6189 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
6190 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5705 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5706 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f722xx.h5689 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5690 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f730xx.h5919 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5920 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f733xx.h5919 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5920 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
Dstm32f732xx.h5903 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ macro
5904 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk

1234