Home
last modified time | relevance | path

Searched refs:DMA_HISR_FEIF5_Msk (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1702 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
1703 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f410rx.h1702 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
1703 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f410tx.h1692 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
1693 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f401xc.h1643 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
1644 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f401xe.h1643 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
1644 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f411xe.h1646 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
1647 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f405xx.h5735 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5736 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f412cx.h5796 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5797 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f415xx.h5917 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5918 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f423xx.h6189 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
6190 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f407xx.h6035 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
6036 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f412zx.h5856 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5857 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f412rx.h5850 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5851 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f412vx.h5852 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5853 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f413xx.h6153 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
6154 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f427xx.h6126 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
6127 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5887 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5888 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f205xx.h5737 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5738 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f207xx.h6036 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
6037 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f217xx.h6186 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
6187 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5702 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5703 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f722xx.h5686 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5687 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f730xx.h5916 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5917 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f733xx.h5916 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5917 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
Dstm32f732xx.h5900 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ macro
5901 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk

1234