Home
last modified time | relevance | path

Searched refs:DMA_HISR_FEIF5 (Results 1 – 25 of 92) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_dma.h2048 return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF5)==(DMA_HISR_FEIF5)); in LL_DMA_IsActiveFlag_FE5()
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_dma.h2081 return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF5)==(DMA_HISR_FEIF5)); in LL_DMA_IsActiveFlag_FE5()
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_dma.h2058 return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF5)==(DMA_HISR_FEIF5)); in LL_DMA_IsActiveFlag_FE5()
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_ll_dma.h2339 return ((READ_BIT(DMAx->HISR, DMA_HISR_FEIF5) == (DMA_HISR_FEIF5)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_FE5()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_dma.h2482 return ((READ_BIT(DMAx->HISR, DMA_HISR_FEIF5) == (DMA_HISR_FEIF5)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_FE5()
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1703 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f410rx.h1703 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f410tx.h1693 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f401xc.h1644 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f401xe.h1644 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f411xe.h1647 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f405xx.h5736 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f412cx.h5797 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f415xx.h5918 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f423xx.h6190 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f407xx.h6036 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f412zx.h5857 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f412rx.h5851 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f412vx.h5853 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f413xx.h6154 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5888 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f205xx.h5738 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f207xx.h6037 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5703 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro
Dstm32f722xx.h5687 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk macro

1234