Home
last modified time | relevance | path

Searched refs:DMA_HISR_FEIF4_Msk (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1717 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
1718 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f410rx.h1717 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
1718 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f410tx.h1707 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
1708 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f401xc.h1658 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
1659 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f401xe.h1658 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
1659 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f411xe.h1661 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
1662 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f405xx.h5750 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5751 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f412cx.h5811 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5812 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f415xx.h5932 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5933 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f423xx.h6204 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
6205 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f407xx.h6050 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
6051 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f412zx.h5871 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5872 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f412rx.h5865 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5866 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f412vx.h5867 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5868 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f413xx.h6168 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
6169 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f427xx.h6141 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
6142 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5902 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5903 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f205xx.h5752 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5753 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f207xx.h6051 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
6052 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f217xx.h6201 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
6202 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5717 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5718 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f722xx.h5701 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5702 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f730xx.h5931 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5932 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f733xx.h5931 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5932 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
Dstm32f732xx.h5915 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ macro
5916 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk

1234