Home
last modified time | relevance | path

Searched refs:DMA_HIFCR_CTEIF5_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1819 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
1820 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f410rx.h1819 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
1820 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f410tx.h1809 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
1810 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f401xc.h1760 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
1761 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f401xe.h1760 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
1761 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f411xe.h1763 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
1764 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f405xx.h5852 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
5853 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f412cx.h5913 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
5914 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f415xx.h6034 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6035 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f423xx.h6306 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6307 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f407xx.h6152 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6153 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f412zx.h5973 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
5974 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f412rx.h5967 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
5968 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f412vx.h5969 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
5970 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f413xx.h6270 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6271 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f427xx.h6243 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6244 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h6004 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6005 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f205xx.h5854 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
5855 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f207xx.h6153 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6154 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f217xx.h6303 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6304 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5819 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
5820 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f722xx.h5803 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
5804 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f730xx.h6033 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6034 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f733xx.h6033 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6034 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
Dstm32f732xx.h6017 #define DMA_HIFCR_CTEIF5_Pos (9U) macro
6018 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */

1234