Home
last modified time | relevance | path

Searched refs:DMA_HIFCR_CTEIF4_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1834 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
1835 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f410rx.h1834 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
1835 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f410tx.h1824 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
1825 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f401xc.h1775 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
1776 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f401xe.h1775 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
1776 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f411xe.h1778 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
1779 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f405xx.h5867 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
5868 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f412cx.h5928 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
5929 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f415xx.h6049 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6050 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f423xx.h6321 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6322 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f407xx.h6167 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6168 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f412zx.h5988 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
5989 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f412rx.h5982 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
5983 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f412vx.h5984 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
5985 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f413xx.h6285 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6286 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f427xx.h6258 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6259 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h6019 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6020 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f205xx.h5869 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
5870 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f207xx.h6168 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6169 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f217xx.h6318 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6319 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5834 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
5835 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f722xx.h5818 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
5819 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f730xx.h6048 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6049 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f733xx.h6048 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6049 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
Dstm32f732xx.h6032 #define DMA_HIFCR_CTEIF4_Pos (3U) macro
6033 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */

1234