Home
last modified time | relevance | path

Searched refs:DMA_HIFCR_CTCIF5_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1813 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
1814 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f410rx.h1813 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
1814 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f410tx.h1803 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
1804 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f401xc.h1754 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
1755 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f401xe.h1754 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
1755 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f411xe.h1757 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
1758 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f405xx.h5846 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
5847 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f412cx.h5907 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
5908 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f415xx.h6028 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6029 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f423xx.h6300 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6301 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f407xx.h6146 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6147 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f412zx.h5967 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
5968 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f412rx.h5961 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
5962 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f412vx.h5963 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
5964 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f413xx.h6264 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6265 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f427xx.h6237 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6238 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5998 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
5999 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f205xx.h5848 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
5849 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f207xx.h6147 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6148 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f217xx.h6297 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6298 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5813 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
5814 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f722xx.h5797 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
5798 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f730xx.h6027 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6028 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f733xx.h6027 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6028 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
Dstm32f732xx.h6011 #define DMA_HIFCR_CTCIF5_Pos (11U) macro
6012 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */

1234