Home
last modified time | relevance | path

Searched refs:DMA_HIFCR_CTCIF5_Msk (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1814 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
1815 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f410rx.h1814 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
1815 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f410tx.h1804 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
1805 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f401xc.h1755 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
1756 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f401xe.h1755 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
1756 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f411xe.h1758 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
1759 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f405xx.h5847 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
5848 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f412cx.h5908 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
5909 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f415xx.h6029 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6030 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f423xx.h6301 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6302 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f407xx.h6147 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6148 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f412zx.h5968 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
5969 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f412rx.h5962 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
5963 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f412vx.h5964 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
5965 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f413xx.h6265 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6266 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f427xx.h6238 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6239 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5999 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6000 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f205xx.h5849 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
5850 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f207xx.h6148 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6149 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f217xx.h6298 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6299 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5814 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
5815 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f722xx.h5798 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
5799 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f730xx.h6028 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6029 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f733xx.h6028 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6029 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
Dstm32f732xx.h6012 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ macro
6013 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk

1234