Home
last modified time | relevance | path

Searched refs:DMA_HIFCR_CTCIF4_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1828 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
1829 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f410rx.h1828 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
1829 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f410tx.h1818 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
1819 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f401xc.h1769 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
1770 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f401xe.h1769 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
1770 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f411xe.h1772 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
1773 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f405xx.h5861 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
5862 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f412cx.h5922 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
5923 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f415xx.h6043 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6044 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f423xx.h6315 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6316 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f407xx.h6161 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6162 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f412zx.h5982 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
5983 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f412rx.h5976 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
5977 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f412vx.h5978 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
5979 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f413xx.h6279 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6280 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f427xx.h6252 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6253 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h6013 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6014 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f205xx.h5863 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
5864 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f207xx.h6162 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6163 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f217xx.h6312 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6313 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5828 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
5829 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f722xx.h5812 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
5813 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f730xx.h6042 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6043 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f733xx.h6042 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6043 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
Dstm32f732xx.h6026 #define DMA_HIFCR_CTCIF4_Pos (5U) macro
6027 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */

1234