Home
last modified time | relevance | path

Searched refs:DMA_HIFCR_CHTIF7_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1786 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
1787 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f410rx.h1786 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
1787 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f410tx.h1776 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
1777 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f401xc.h1727 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
1728 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f401xe.h1727 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
1728 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f411xe.h1730 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
1731 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f405xx.h5819 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5820 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f412cx.h5880 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5881 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f415xx.h6001 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
6002 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f423xx.h6273 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
6274 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f407xx.h6119 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
6120 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f412zx.h5940 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5941 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f412rx.h5934 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5935 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f412vx.h5936 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5937 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f413xx.h6237 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
6238 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f427xx.h6210 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
6211 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5971 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5972 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f205xx.h5821 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5822 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f207xx.h6120 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
6121 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f217xx.h6270 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
6271 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5786 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5787 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f722xx.h5770 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5771 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f730xx.h6000 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
6001 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f733xx.h6000 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
6001 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
Dstm32f732xx.h5984 #define DMA_HIFCR_CHTIF7_Pos (26U) macro
5985 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */

1234