Home
last modified time | relevance | path

Searched refs:DMA_HIFCR_CHTIF4_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1831 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
1832 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f410rx.h1831 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
1832 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f410tx.h1821 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
1822 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f401xc.h1772 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
1773 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f401xe.h1772 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
1773 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f411xe.h1775 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
1776 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f405xx.h5864 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
5865 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f412cx.h5925 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
5926 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f415xx.h6046 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6047 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f423xx.h6318 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6319 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f407xx.h6164 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6165 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f412zx.h5985 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
5986 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f412rx.h5979 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
5980 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f412vx.h5981 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
5982 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f413xx.h6282 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6283 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f427xx.h6255 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6256 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h6016 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6017 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f205xx.h5866 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
5867 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f207xx.h6165 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6166 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f217xx.h6315 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6316 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5831 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
5832 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f722xx.h5815 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
5816 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f730xx.h6045 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6046 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f733xx.h6045 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6046 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
Dstm32f732xx.h6029 #define DMA_HIFCR_CHTIF4_Pos (4U) macro
6030 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */

1234