Home
last modified time | relevance | path

Searched refs:DMA_HIFCR_CFEIF5_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1825 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
1826 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f410rx.h1825 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
1826 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f410tx.h1815 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
1816 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f401xc.h1766 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
1767 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f401xe.h1766 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
1767 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f411xe.h1769 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
1770 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f405xx.h5858 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
5859 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f412cx.h5919 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
5920 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f415xx.h6040 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6041 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f423xx.h6312 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6313 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f407xx.h6158 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6159 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f412zx.h5979 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
5980 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f412rx.h5973 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
5974 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f412vx.h5975 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
5976 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f413xx.h6276 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6277 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f427xx.h6249 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6250 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h6010 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6011 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f205xx.h5860 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
5861 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f207xx.h6159 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6160 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f217xx.h6309 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6310 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5825 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
5826 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f722xx.h5809 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
5810 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f730xx.h6039 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6040 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f733xx.h6039 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6040 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
Dstm32f732xx.h6023 #define DMA_HIFCR_CFEIF5_Pos (6U) macro
6024 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */

1234