Home
last modified time | relevance | path

Searched refs:DMA_HIFCR_CFEIF4_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1840 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
1841 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f410rx.h1840 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
1841 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f410tx.h1830 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
1831 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f401xc.h1781 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
1782 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f401xe.h1781 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
1782 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f411xe.h1784 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
1785 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f405xx.h5873 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
5874 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f412cx.h5934 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
5935 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f415xx.h6055 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6056 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f423xx.h6327 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6328 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f407xx.h6173 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6174 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f412zx.h5994 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
5995 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f412rx.h5988 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
5989 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f412vx.h5990 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
5991 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f413xx.h6291 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6292 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f427xx.h6264 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6265 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h6025 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6026 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f205xx.h5875 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
5876 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f207xx.h6174 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6175 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f217xx.h6324 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6325 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5840 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
5841 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f722xx.h5824 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
5825 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f730xx.h6054 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6055 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f733xx.h6054 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6055 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
Dstm32f732xx.h6038 #define DMA_HIFCR_CFEIF4_Pos (0U) macro
6039 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */

1234