Home
last modified time | relevance | path

Searched refs:DMA_CSELR_C4S_Pos (Results 1 – 25 of 39) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h1463 #define DMA_CSELR_C4S_Pos (12U) macro
1464 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l010x8.h1226 #define DMA_CSELR_C4S_Pos (12U) macro
1227 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l010xb.h1234 #define DMA_CSELR_C4S_Pos (12U) macro
1235 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l011xx.h1275 #define DMA_CSELR_C4S_Pos (12U) macro
1276 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l021xx.h1403 #define DMA_CSELR_C4S_Pos (12U) macro
1404 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l031xx.h1335 #define DMA_CSELR_C4S_Pos (12U) macro
1336 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l051xx.h1376 #define DMA_CSELR_C4S_Pos (12U) macro
1377 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l010x4.h1218 #define DMA_CSELR_C4S_Pos (12U) macro
1219 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l010x6.h1224 #define DMA_CSELR_C4S_Pos (12U) macro
1225 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l081xx.h1535 #define DMA_CSELR_C4S_Pos (12U) macro
1536 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l071xx.h1407 #define DMA_CSELR_C4S_Pos (12U) macro
1408 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l052xx.h1665 #define DMA_CSELR_C4S_Pos (12U) macro
1666 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l062xx.h1793 #define DMA_CSELR_C4S_Pos (12U) macro
1794 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l053xx.h1687 #define DMA_CSELR_C4S_Pos (12U) macro
1688 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l072xx.h1795 #define DMA_CSELR_C4S_Pos (12U) macro
1796 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l073xx.h1817 #define DMA_CSELR_C4S_Pos (12U) macro
1818 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l083xx.h1945 #define DMA_CSELR_C4S_Pos (12U) macro
1946 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l063xx.h1815 #define DMA_CSELR_C4S_Pos (12U) macro
1816 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l082xx.h1923 #define DMA_CSELR_C4S_Pos (12U) macro
1924 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030xc.h1197 #define DMA_CSELR_C4S_Pos (12U) macro
1198 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32f091xc.h5657 #define DMA_CSELR_C4S_Pos (12U) macro
5658 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32f098xx.h5657 #define DMA_CSELR_C4S_Pos (12U) macro
5658 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h2808 #define DMA_CSELR_C4S_Pos (12U) macro
2809 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l412xx.h2592 #define DMA_CSELR_C4S_Pos (12U) macro
2593 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */
Dstm32l433xx.h6349 #define DMA_CSELR_C4S_Pos (12U) macro
6350 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */

12