Home
last modified time | relevance | path

Searched refs:DMA_CBR1_SDEC (Results 1 – 25 of 34) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_dma_ex.c3380 tmpreg1 |= DMA_CBR1_SDEC; in HAL_DMAEx_ConfigRepeatBlock()
3797 pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC; in DMA_List_BuildNode()
3801 pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC); in DMA_List_BuildNode()
4047 if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U) in DMA_List_GetNodeConfig()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_dma.h871 #define LL_DMA_BURST_SRC_ADDR_DECREMENT DMA_CBR1_SDEC /*!< Source address pointer is decremented af…
4075 DMA_CBR1_BRDDEC | DMA_CBR1_BRSDEC | DMA_CBR1_DDEC | DMA_CBR1_SDEC, Configuration); in LL_DMA_ConfigBlkRptAddrUpdate()
4233 …_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_SDEC, in LL_DMA_SetSrcAddrUpdate()
4252 …IT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_SDEC)); in LL_DMA_GetSrcAddrUpdate()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_hal_dma_ex.c3364 tmpreg1 |= DMA_CBR1_SDEC; in HAL_DMAEx_ConfigRepeatBlock()
3768 pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC; in DMA_List_BuildNode()
3772 pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC); in DMA_List_BuildNode()
3988 if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U) in DMA_List_GetNodeConfig()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_dma.h881 #define LL_DMA_BURST_SRC_ADDR_DECREMENT DMA_CBR1_SDEC /*!< Source address pointer is decremented af…
4057 DMA_CBR1_BRDDEC | DMA_CBR1_BRSDEC | DMA_CBR1_DDEC | DMA_CBR1_SDEC, Configuration); in LL_DMA_ConfigBlkRptAddrUpdate()
4231 …_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_SDEC, in LL_DMA_SetSrcAddrUpdate()
4252 …IT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_SDEC)); in LL_DMA_GetSrcAddrUpdate()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_dma_ex.c3381 tmpreg1 |= DMA_CBR1_SDEC; in HAL_DMAEx_ConfigRepeatBlock()
3795 pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC; in DMA_List_BuildNode()
3799 pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC); in DMA_List_BuildNode()
4046 if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U) in DMA_List_GetNodeConfig()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_dma.h892 #define LL_DMA_BURST_SRC_ADDR_DECREMENT DMA_CBR1_SDEC /*!< Source address pointer is decremented af…
3877 DMA_CBR1_BRDDEC | DMA_CBR1_BRSDEC | DMA_CBR1_DDEC | DMA_CBR1_SDEC, Configuration); in LL_DMA_ConfigBlkRptAddrUpdate()
4051 …_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_SDEC, in LL_DMA_SetSrcAddrUpdate()
4072 …IT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_SDEC)); in LL_DMA_GetSrcAddrUpdate()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_dma.h916 #define LL_DMA_BURST_SRC_ADDR_DECREMENT DMA_CBR1_SDEC /*!< Source address pointer is decremented af…
5195 DMA_CBR1_BRDDEC | DMA_CBR1_BRSDEC | DMA_CBR1_DDEC | DMA_CBR1_SDEC, Configuration); in LL_DMA_ConfigBlkRptAddrUpdate()
5369 …_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_SDEC, in LL_DMA_SetSrcAddrUpdate()
5390 …IT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_SDEC)); in LL_DMA_GetSrcAddrUpdate()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_hal_dma_ex.c3400 tmpreg1 |= DMA_CBR1_SDEC; in HAL_DMAEx_ConfigRepeatBlock()
3817 pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC; in DMA_List_BuildNode()
3821 pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC); in DMA_List_BuildNode()
4067 if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U) in DMA_List_GetNodeConfig()
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h3947 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32h523xx.h5309 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32h562xx.h5752 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32h533xx.h5718 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32h573xx.h8245 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32h563xx.h7836 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h6397 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32u535xx.h5997 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32u575xx.h6396 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32u585xx.h6845 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32u595xx.h6652 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32u5a5xx.h7101 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32u5f7xx.h6948 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h5104 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32h7s7xx.h5628 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32h7s3xx.h5549 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro
Dstm32h7r7xx.h5181 #define DMA_CBR1_SDEC DMA_CBR1_SDEC_Msk /*!< Source add… macro

12