Home
last modified time | relevance | path

Searched refs:DMAMUX_RGCFR_COF5_Pos (Results 1 – 25 of 46) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h7213 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
7214 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h7b0xx.h7467 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
7468 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h7b0xxq.h7468 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
7469 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h7a3xxq.h7214 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
7215 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h7b3xx.h7467 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
7468 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h7b3xxq.h7468 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
7469 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h730xxq.h9624 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9625 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h733xx.h9623 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9624 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h725xx.h9370 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9371 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h730xx.h9623 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9624 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h735xx.h9624 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9625 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h742xx.h9096 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9097 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h723xx.h9369 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9370 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h750xx.h9384 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9385 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h753xx.h9384 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9385 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h745xx.h9298 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9299 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h745xg.h9298 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9299 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h743xx.h9191 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9192 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h755xx.h9491 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9492 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h757xx.h9574 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9575 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h747xg.h9381 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9382 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32h747xx.h9381 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
9382 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h16399 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
16400 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32mp151fxx_cm4.h16562 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
16563 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */
Dstm32mp151axx_ca7.h16399 #define DMAMUX_RGCFR_COF5_Pos (5U) macro
16400 #define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) /*!< 0x00000020 */

12