Home
last modified time | relevance | path

Searched refs:DMA2_Stream0 (Results 1 – 25 of 102) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_dma.h409 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
429 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\
449 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\
469 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 :\
489 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 :\
Dstm32f7xx_ll_dma.h426 ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \
449 …== ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_hal_dma.h425 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
445 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\
465 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\
485 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 :\
505 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 :\
Dstm32f2xx_ll_dma.h413 ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \
436 …== ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_dma.h435 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
455 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\
475 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\
495 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 :\
515 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 :\
Dstm32f4xx_ll_dma.h423 ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \
446 …== ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_hal_dma.h720 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
755 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
789 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\
824 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\
858 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\
893 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\
926 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 :\
950 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 :\
Dstm32h7xx_ll_dma.h418 ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \
441 …== ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_hal_dma.h597 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
620 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\
643 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\
666 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 :\
690 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 :\
Dstm32mp1xx_ll_dma.h403 ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \
426 …== ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_hal_dma.c1523 (stream_baseaddress >= ((uint32_t)DMA2_Stream0))) in DMA_CalcDMAMUXChannelBaseAndMask()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_dma.c2009 (stream_baseaddress >= ((uint32_t)DMA2_Stream0))) in DMA_CalcDMAMUXChannelBaseAndMask()
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h696 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
7073 ((INSTANCE) == DMA2_Stream0) || \
Dstm32f410rx.h696 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
7077 ((INSTANCE) == DMA2_Stream0) || \
Dstm32f410tx.h686 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
7033 ((INSTANCE) == DMA2_Stream0) || \
Dstm32f401xc.h798 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
8263 ((INSTANCE) == DMA2_Stream0) || \
Dstm32f401xe.h798 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
8263 ((INSTANCE) == DMA2_Stream0) || \
Dstm32f411xe.h801 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
8294 ((INSTANCE) == DMA2_Stream0) || \
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h2482 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
21740 ((INSTANCE) == DMA2_Stream0) || \
21792 ((INSTANCE) == DMA2_Stream0) || \
21828 ((INSTANCE) == DMA2_Stream0) || \
21846 ((INSTANCE) == DMA2_Stream0) || \
Dstm32h7b0xx.h2605 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
22220 ((INSTANCE) == DMA2_Stream0) || \
22272 ((INSTANCE) == DMA2_Stream0) || \
22308 ((INSTANCE) == DMA2_Stream0) || \
22326 ((INSTANCE) == DMA2_Stream0) || \
Dstm32h7b0xxq.h2606 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
22232 ((INSTANCE) == DMA2_Stream0) || \
22284 ((INSTANCE) == DMA2_Stream0) || \
22320 ((INSTANCE) == DMA2_Stream0) || \
22338 ((INSTANCE) == DMA2_Stream0) || \
Dstm32h7a3xxq.h2483 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
21752 ((INSTANCE) == DMA2_Stream0) || \
21804 ((INSTANCE) == DMA2_Stream0) || \
21840 ((INSTANCE) == DMA2_Stream0) || \
21858 ((INSTANCE) == DMA2_Stream0) || \
Dstm32h7b3xx.h2605 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
22227 ((INSTANCE) == DMA2_Stream0) || \
22279 ((INSTANCE) == DMA2_Stream0) || \
22315 ((INSTANCE) == DMA2_Stream0) || \
22333 ((INSTANCE) == DMA2_Stream0) || \
Dstm32h7b3xxq.h2606 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
22239 ((INSTANCE) == DMA2_Stream0) || \
22291 ((INSTANCE) == DMA2_Stream0) || \
22327 ((INSTANCE) == DMA2_Stream0) || \
22345 ((INSTANCE) == DMA2_Stream0) || \
Dstm32h730xxq.h2713 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) macro
23966 ((INSTANCE) == DMA2_Stream0) || \
24002 ((INSTANCE) == DMA2_Stream0) || \
24038 ((INSTANCE) == DMA2_Stream0) || \
24056 ((INSTANCE) == DMA2_Stream0) || \

12345