Home
last modified time | relevance | path

Searched refs:DMA2D_NLR_NL_Pos (Results 1 – 25 of 65) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f427xx.h6538 #define DMA2D_NLR_NL_Pos (0U) macro
6539 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f429xx.h6597 #define DMA2D_NLR_NL_Pos (0U) macro
6598 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f439xx.h6784 #define DMA2D_NLR_NL_Pos (0U) macro
6785 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f437xx.h6730 #define DMA2D_NLR_NL_Pos (0U) macro
6731 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f469xx.h6699 #define DMA2D_NLR_NL_Pos (0U) macro
6700 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f479xx.h6889 #define DMA2D_NLR_NL_Pos (0U) macro
6890 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h6872 #define DMA2D_NLR_NL_Pos (0U) macro
6873 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f745xx.h6629 #define DMA2D_NLR_NL_Pos (0U) macro
6630 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f756xx.h6872 #define DMA2D_NLR_NL_Pos (0U) macro
6873 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f746xx.h6684 #define DMA2D_NLR_NL_Pos (0U) macro
6685 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f765xx.h7107 #define DMA2D_NLR_NL_Pos (0U) macro
7108 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f777xx.h7389 #define DMA2D_NLR_NL_Pos (0U) macro
7390 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f767xx.h7201 #define DMA2D_NLR_NL_Pos (0U) macro
7202 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32f779xx.h7472 #define DMA2D_NLR_NL_Pos (0U) macro
7473 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4a6xx.h8006 #define DMA2D_NLR_NL_Pos (0U) macro
8007 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32l496xx.h7761 #define DMA2D_NLR_NL_Pos (0U) macro
7762 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32l4r5xx.h7896 #define DMA2D_NLR_NL_Pos (0U) macro
7897 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32l4r7xx.h7982 #define DMA2D_NLR_NL_Pos (0U) macro
7983 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32l4s5xx.h8148 #define DMA2D_NLR_NL_Pos (0U) macro
8149 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32l4s7xx.h8234 #define DMA2D_NLR_NL_Pos (0U) macro
8235 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h7529 #define DMA2D_NLR_NL_Pos (0U) macro
7530 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32h7b0xx.h7783 #define DMA2D_NLR_NL_Pos (0U) macro
7784 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32h7b0xxq.h7784 #define DMA2D_NLR_NL_Pos (0U) macro
7785 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
Dstm32h7a3xxq.h7530 #define DMA2D_NLR_NL_Pos (0U) macro
7531 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h5427 #define DMA2D_NLR_NL_Pos (0U) macro
5428 #define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) /*!< 0x0000FFFF */

123