Home
last modified time | relevance | path

Searched refs:DMA2D_IFCR_CTWIF_Pos (Results 1 – 25 of 65) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f427xx.h6354 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6355 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f429xx.h6413 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6414 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f439xx.h6600 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6601 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f437xx.h6546 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6547 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f469xx.h6515 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6516 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f479xx.h6705 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6706 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h6688 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6689 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f745xx.h6445 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6446 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f756xx.h6688 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6689 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f746xx.h6500 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6501 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f765xx.h6905 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
6906 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f777xx.h7187 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7188 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f767xx.h6999 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7000 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32f779xx.h7270 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7271 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4a6xx.h7812 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7813 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32l496xx.h7567 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7568 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32l4r5xx.h7699 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7700 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32l4r7xx.h7785 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7786 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32l4s5xx.h7951 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7952 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32l4s7xx.h8037 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
8038 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h7297 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7298 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32h7b0xx.h7551 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7552 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32h7b0xxq.h7552 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7553 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
Dstm32h7a3xxq.h7298 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
7299 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h5241 #define DMA2D_IFCR_CTWIF_Pos (2U) macro
5242 #define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) /*!< 0x00000004 */

123