Home
last modified time | relevance | path

Searched refs:DMA2D_IFCR_CTCIF_Pos (Results 1 – 25 of 65) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f427xx.h6351 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6352 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f429xx.h6410 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6411 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f439xx.h6597 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6598 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f437xx.h6543 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6544 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f469xx.h6512 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6513 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f479xx.h6702 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6703 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h6685 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6686 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f745xx.h6442 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6443 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f756xx.h6685 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6686 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f746xx.h6497 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6498 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f765xx.h6902 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6903 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f777xx.h7184 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7185 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f767xx.h6996 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
6997 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32f779xx.h7267 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7268 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4a6xx.h7809 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7810 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32l496xx.h7564 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7565 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32l4r5xx.h7696 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7697 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32l4r7xx.h7782 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7783 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32l4s5xx.h7948 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7949 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32l4s7xx.h8034 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
8035 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h7294 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7295 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32h7b0xx.h7548 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7549 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32h7b0xxq.h7549 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7550 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
Dstm32h7a3xxq.h7295 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
7296 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h5238 #define DMA2D_IFCR_CTCIF_Pos (1U) macro
5239 #define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) /*!< 0x00000002 */

123