Home
last modified time | relevance | path

Searched refs:DMA2D_BGPFCCR_START_Pos (Results 1 – 25 of 65) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f427xx.h6450 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6451 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f429xx.h6509 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6510 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f439xx.h6696 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6697 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f437xx.h6642 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6643 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f469xx.h6611 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6612 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f479xx.h6801 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6802 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h6784 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6785 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f745xx.h6541 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6542 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f756xx.h6784 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6785 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f746xx.h6596 #define DMA2D_BGPFCCR_START_Pos (5U) macro
6597 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f765xx.h7007 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7008 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f777xx.h7289 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7290 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f767xx.h7101 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7102 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32f779xx.h7372 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7373 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4a6xx.h7906 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7907 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32l496xx.h7661 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7662 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32l4r5xx.h7793 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7794 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32l4r7xx.h7879 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7880 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32l4s5xx.h8045 #define DMA2D_BGPFCCR_START_Pos (5U) macro
8046 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32l4s7xx.h8131 #define DMA2D_BGPFCCR_START_Pos (5U) macro
8132 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h7396 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7397 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32h7b0xx.h7650 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7651 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32h7b0xxq.h7651 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7652 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
Dstm32h7a3xxq.h7397 #define DMA2D_BGPFCCR_START_Pos (5U) macro
7398 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h5333 #define DMA2D_BGPFCCR_START_Pos (5U) macro
5334 #define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) /*!< 0x00000020 */

123