Home
last modified time | relevance | path

Searched refs:DMA2D_AMTCR_EN_Msk (Results 1 – 25 of 65) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f427xx.h6554 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6555 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f429xx.h6613 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6614 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f439xx.h6800 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6801 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f437xx.h6746 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6747 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f469xx.h6715 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6716 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f479xx.h6905 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6906 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h6888 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6889 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f745xx.h6645 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6646 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f756xx.h6888 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6889 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f746xx.h6700 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
6701 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f765xx.h7123 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7124 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f777xx.h7405 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7406 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f767xx.h7217 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7218 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32f779xx.h7488 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7489 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4a6xx.h8022 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
8023 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32l496xx.h7777 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7778 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32l4r5xx.h7912 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7913 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32l4r7xx.h7998 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7999 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32l4s5xx.h8164 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
8165 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32l4s7xx.h8250 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
8251 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h7545 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7546 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32h7b0xx.h7799 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7800 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32h7b0xxq.h7800 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7801 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
Dstm32h7a3xxq.h7546 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
7547 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h5441 #define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) /*!< 0x00000001 */ macro
5442 #define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk /*!< Enable */

123