Home
last modified time | relevance | path

Searched refs:DDRPHYC_ZQ0CR1_ZPROG_7 (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h9403 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp151fxx_cm4.h9566 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp151axx_ca7.h9403 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp151axx_cm4.h9369 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp151dxx_cm4.h9369 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp151cxx_ca7.h9600 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp151cxx_cm4.h9566 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp151fxx_ca7.h9600 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp153axx_ca7.h10954 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp153axx_cm4.h10920 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp153cxx_ca7.h11151 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp153cxx_cm4.h11117 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp153dxx_ca7.h10954 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp153dxx_cm4.h10920 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp153fxx_ca7.h11151 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp153fxx_cm4.h11117 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp157axx_ca7.h11069 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp157axx_cm4.h11035 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp157cxx_ca7.h11266 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp157cxx_cm4.h11232 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp157dxx_ca7.h11069 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp157dxx_cm4.h11035 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp157fxx_ca7.h11266 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro
Dstm32mp157fxx_cm4.h11232 #define DDRPHYC_ZQ0CR1_ZPROG_7 (0x80UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000080 */ macro