Home
last modified time | relevance | path

Searched refs:DDRPHYC_ZQ0CR1_ZPROG_4 (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h9400 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp151fxx_cm4.h9563 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp151axx_ca7.h9400 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp151axx_cm4.h9366 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp151dxx_cm4.h9366 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp151cxx_ca7.h9597 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp151cxx_cm4.h9563 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp151fxx_ca7.h9597 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp153axx_ca7.h10951 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp153axx_cm4.h10917 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp153cxx_ca7.h11148 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp153cxx_cm4.h11114 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp153dxx_ca7.h10951 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp153dxx_cm4.h10917 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp153fxx_ca7.h11148 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp153fxx_cm4.h11114 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp157axx_ca7.h11066 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp157axx_cm4.h11032 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp157cxx_ca7.h11263 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp157cxx_cm4.h11229 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp157dxx_ca7.h11066 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp157dxx_cm4.h11032 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp157fxx_ca7.h11263 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro
Dstm32mp157fxx_cm4.h11229 #define DDRPHYC_ZQ0CR1_ZPROG_4 (0x10UL << DDRPHYC_ZQ0CR1_ZPROG_Pos) /*!< 0x00000010 */ macro