Home
last modified time | relevance | path

Searched refs:DDRPHYC_RIDR_PUBMDR_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h8235 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
8236 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
8238 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
8239 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
8240 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
8241 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp151fxx_cm4.h8398 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
8399 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
8401 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
8402 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
8403 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
8404 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp151axx_ca7.h8235 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
8236 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
8238 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
8239 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
8240 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
8241 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp151axx_cm4.h8201 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
8202 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
8204 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
8205 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
8206 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
8207 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp151dxx_cm4.h8201 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
8202 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
8204 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
8205 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
8206 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
8207 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp151cxx_ca7.h8432 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
8433 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
8435 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
8436 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
8437 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
8438 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp151cxx_cm4.h8398 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
8399 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
8401 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
8402 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
8403 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
8404 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp151fxx_ca7.h8432 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
8433 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
8435 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
8436 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
8437 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
8438 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp153axx_ca7.h9786 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9787 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9789 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9790 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9791 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9792 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp153axx_cm4.h9752 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9753 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9755 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9756 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9757 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9758 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp153cxx_ca7.h9983 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9984 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9986 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9987 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9988 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9989 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp153cxx_cm4.h9949 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9950 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9952 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9953 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9954 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9955 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp153dxx_ca7.h9786 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9787 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9789 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9790 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9791 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9792 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp153dxx_cm4.h9752 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9753 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9755 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9756 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9757 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9758 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp153fxx_ca7.h9983 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9984 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9986 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9987 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9988 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9989 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp153fxx_cm4.h9949 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9950 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9952 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9953 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9954 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9955 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp157axx_ca7.h9901 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9902 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9904 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9905 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9906 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9907 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp157axx_cm4.h9867 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9868 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9870 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9871 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9872 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9873 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp157cxx_ca7.h10098 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
10099 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
10101 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
10102 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
10103 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
10104 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp157cxx_cm4.h10064 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
10065 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
10067 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
10068 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
10069 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
10070 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp157dxx_ca7.h9901 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9902 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9904 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9905 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9906 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9907 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp157dxx_cm4.h9867 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
9868 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
9870 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
9871 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
9872 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
9873 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp157fxx_ca7.h10098 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
10099 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
10101 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
10102 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
10103 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
10104 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */
Dstm32mp157fxx_cm4.h10064 #define DDRPHYC_RIDR_PUBMDR_Pos (4U) macro
10065 #define DDRPHYC_RIDR_PUBMDR_Msk (0xFUL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x000000F0 */
10067 #define DDRPHYC_RIDR_PUBMDR_0 (0x1UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000010 */
10068 #define DDRPHYC_RIDR_PUBMDR_1 (0x2UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000020 */
10069 #define DDRPHYC_RIDR_PUBMDR_2 (0x4UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000040 */
10070 #define DDRPHYC_RIDR_PUBMDR_3 (0x8UL << DDRPHYC_RIDR_PUBMDR_Pos) /*!< 0x00000080 */