Home
last modified time | relevance | path

Searched refs:DDRPHYC_MR3_MPR_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h9132 #define DDRPHYC_MR3_MPR_Pos (2U) macro
9133 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp151fxx_cm4.h9295 #define DDRPHYC_MR3_MPR_Pos (2U) macro
9296 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp151axx_ca7.h9132 #define DDRPHYC_MR3_MPR_Pos (2U) macro
9133 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp151axx_cm4.h9098 #define DDRPHYC_MR3_MPR_Pos (2U) macro
9099 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp151dxx_cm4.h9098 #define DDRPHYC_MR3_MPR_Pos (2U) macro
9099 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp151cxx_ca7.h9329 #define DDRPHYC_MR3_MPR_Pos (2U) macro
9330 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp151cxx_cm4.h9295 #define DDRPHYC_MR3_MPR_Pos (2U) macro
9296 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp151fxx_ca7.h9329 #define DDRPHYC_MR3_MPR_Pos (2U) macro
9330 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp153axx_ca7.h10683 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10684 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp153axx_cm4.h10649 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10650 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp153cxx_ca7.h10880 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10881 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp153cxx_cm4.h10846 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10847 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp153dxx_ca7.h10683 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10684 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp153dxx_cm4.h10649 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10650 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp153fxx_ca7.h10880 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10881 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp153fxx_cm4.h10846 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10847 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp157axx_ca7.h10798 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10799 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp157axx_cm4.h10764 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10765 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp157cxx_ca7.h10995 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10996 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp157cxx_cm4.h10961 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10962 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp157dxx_ca7.h10798 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10799 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp157dxx_cm4.h10764 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10765 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp157fxx_ca7.h10995 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10996 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */
Dstm32mp157fxx_cm4.h10961 #define DDRPHYC_MR3_MPR_Pos (2U) macro
10962 #define DDRPHYC_MR3_MPR_Msk (0x1UL << DDRPHYC_MR3_MPR_Pos) /*!< 0x00000004 */