Home
last modified time | relevance | path

Searched refs:DDRPHYC_DX3DLLCR_SDPHASE_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h10256 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
10257 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
10259 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
10260 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
10261 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
10262 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp151fxx_cm4.h10419 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
10420 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
10422 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
10423 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
10424 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
10425 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp151axx_ca7.h10256 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
10257 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
10259 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
10260 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
10261 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
10262 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp151axx_cm4.h10222 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
10223 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
10225 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
10226 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
10227 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
10228 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp151dxx_cm4.h10222 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
10223 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
10225 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
10226 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
10227 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
10228 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp151cxx_ca7.h10453 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
10454 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
10456 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
10457 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
10458 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
10459 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp151cxx_cm4.h10419 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
10420 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
10422 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
10423 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
10424 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
10425 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp151fxx_ca7.h10453 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
10454 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
10456 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
10457 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
10458 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
10459 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp153axx_ca7.h11807 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11808 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11810 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11811 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11812 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11813 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp153axx_cm4.h11773 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11774 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11776 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11777 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11778 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11779 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp153cxx_ca7.h12004 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
12005 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
12007 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
12008 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
12009 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
12010 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp153cxx_cm4.h11970 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11971 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11973 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11974 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11975 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11976 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp153dxx_ca7.h11807 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11808 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11810 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11811 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11812 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11813 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp153dxx_cm4.h11773 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11774 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11776 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11777 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11778 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11779 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp153fxx_ca7.h12004 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
12005 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
12007 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
12008 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
12009 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
12010 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp153fxx_cm4.h11970 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11971 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11973 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11974 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11975 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11976 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp157axx_ca7.h11922 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11923 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11925 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11926 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11927 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11928 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp157axx_cm4.h11888 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11889 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11891 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11892 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11893 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11894 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp157cxx_ca7.h12119 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
12120 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
12122 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
12123 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
12124 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
12125 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp157cxx_cm4.h12085 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
12086 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
12088 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
12089 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
12090 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
12091 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp157dxx_ca7.h11922 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11923 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11925 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11926 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11927 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11928 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp157dxx_cm4.h11888 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
11889 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
11891 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
11892 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
11893 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
11894 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp157fxx_ca7.h12119 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
12120 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
12122 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
12123 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
12124 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
12125 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */
Dstm32mp157fxx_cm4.h12085 #define DDRPHYC_DX3DLLCR_SDPHASE_Pos (14U) macro
12086 #define DDRPHYC_DX3DLLCR_SDPHASE_Msk (0xFUL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x0003C000 */
12088 #define DDRPHYC_DX3DLLCR_SDPHASE_0 (0x1UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00004000 */
12089 #define DDRPHYC_DX3DLLCR_SDPHASE_1 (0x2UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00008000 */
12090 #define DDRPHYC_DX3DLLCR_SDPHASE_2 (0x4UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00010000 */
12091 #define DDRPHYC_DX3DLLCR_SDPHASE_3 (0x8UL << DDRPHYC_DX3DLLCR_SDPHASE_Pos) /*!< 0x00020000 */