Home
last modified time | relevance | path

Searched refs:DDRPHYC_DX2DQTR_DQDLY3_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h10071 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
10072 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
10074 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
10075 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
10076 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
10077 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151fxx_cm4.h10234 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
10235 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
10237 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
10238 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
10239 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
10240 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151axx_ca7.h10071 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
10072 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
10074 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
10075 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
10076 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
10077 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151axx_cm4.h10037 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
10038 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
10040 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
10041 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
10042 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
10043 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151dxx_cm4.h10037 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
10038 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
10040 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
10041 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
10042 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
10043 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151cxx_ca7.h10268 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
10269 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
10271 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
10272 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
10273 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
10274 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151cxx_cm4.h10234 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
10235 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
10237 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
10238 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
10239 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
10240 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151fxx_ca7.h10268 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
10269 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
10271 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
10272 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
10273 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
10274 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153axx_ca7.h11622 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11623 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11625 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11626 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11627 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11628 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153axx_cm4.h11588 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11589 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11591 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11592 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11593 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11594 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153cxx_ca7.h11819 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11820 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11822 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11823 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11824 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11825 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153cxx_cm4.h11785 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11786 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11788 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11789 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11790 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11791 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153dxx_ca7.h11622 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11623 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11625 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11626 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11627 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11628 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153dxx_cm4.h11588 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11589 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11591 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11592 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11593 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11594 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153fxx_ca7.h11819 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11820 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11822 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11823 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11824 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11825 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153fxx_cm4.h11785 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11786 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11788 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11789 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11790 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11791 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157axx_ca7.h11737 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11738 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11740 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11741 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11742 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11743 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157axx_cm4.h11703 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11704 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11706 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11707 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11708 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11709 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157cxx_ca7.h11934 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11935 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11937 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11938 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11939 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11940 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157cxx_cm4.h11900 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11901 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11903 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11904 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11905 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11906 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157dxx_ca7.h11737 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11738 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11740 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11741 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11742 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11743 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157dxx_cm4.h11703 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11704 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11706 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11707 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11708 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11709 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157fxx_ca7.h11934 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11935 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11937 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11938 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11939 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11940 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157fxx_cm4.h11900 #define DDRPHYC_DX2DQTR_DQDLY3_Pos (12U) macro
11901 #define DDRPHYC_DX2DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11903 #define DDRPHYC_DX2DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11904 #define DDRPHYC_DX2DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11905 #define DDRPHYC_DX2DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11906 #define DDRPHYC_DX2DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX2DQTR_DQDLY3_Pos) /*!< 0x00008000 */