Home
last modified time | relevance | path

Searched refs:DDRPHYC_DX2DLLCR_SDLBMODE_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h10039 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
10040 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp151fxx_cm4.h10202 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
10203 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp151axx_ca7.h10039 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
10040 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp151axx_cm4.h10005 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
10006 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp151dxx_cm4.h10005 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
10006 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp151cxx_ca7.h10236 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
10237 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp151cxx_cm4.h10202 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
10203 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp151fxx_ca7.h10236 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
10237 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp153axx_ca7.h11590 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11591 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp153axx_cm4.h11556 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11557 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp153cxx_ca7.h11787 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11788 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp153cxx_cm4.h11753 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11754 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp153dxx_ca7.h11590 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11591 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp153dxx_cm4.h11556 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11557 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp153fxx_ca7.h11787 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11788 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp153fxx_cm4.h11753 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11754 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp157axx_ca7.h11705 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11706 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp157axx_cm4.h11671 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11672 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp157cxx_ca7.h11902 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11903 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp157cxx_cm4.h11868 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11869 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp157dxx_ca7.h11705 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11706 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp157dxx_cm4.h11671 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11672 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp157fxx_ca7.h11902 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11903 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */
Dstm32mp157fxx_cm4.h11868 #define DDRPHYC_DX2DLLCR_SDLBMODE_Pos (19U) macro
11869 #define DDRPHYC_DX2DLLCR_SDLBMODE_Msk (0x1UL << DDRPHYC_DX2DLLCR_SDLBMODE_Pos) /*!< 0x00080000 */