Home
last modified time | relevance | path

Searched refs:DDRPHYC_DX1GCR_DXEN_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h9686 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
9687 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp151fxx_cm4.h9849 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
9850 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp151axx_ca7.h9686 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
9687 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp151axx_cm4.h9652 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
9653 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp151dxx_cm4.h9652 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
9653 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp151cxx_ca7.h9883 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
9884 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp151cxx_cm4.h9849 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
9850 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp151fxx_ca7.h9883 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
9884 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp153axx_ca7.h11237 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11238 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp153axx_cm4.h11203 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11204 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp153cxx_ca7.h11434 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11435 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp153cxx_cm4.h11400 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11401 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp153dxx_ca7.h11237 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11238 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp153dxx_cm4.h11203 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11204 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp153fxx_ca7.h11434 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11435 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp153fxx_cm4.h11400 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11401 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp157axx_ca7.h11352 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11353 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp157axx_cm4.h11318 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11319 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp157cxx_ca7.h11549 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11550 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp157cxx_cm4.h11515 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11516 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp157dxx_ca7.h11352 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11353 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp157dxx_cm4.h11318 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11319 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp157fxx_ca7.h11549 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11550 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */
Dstm32mp157fxx_cm4.h11515 #define DDRPHYC_DX1GCR_DXEN_Pos (0U) macro
11516 #define DDRPHYC_DX1GCR_DXEN_Msk (0x1UL << DDRPHYC_DX1GCR_DXEN_Pos) /*!< 0x00000001 */