Home
last modified time | relevance | path

Searched refs:DDRPHYC_DX1DQSTR_R0DGSL_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h9881 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
9882 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
9884 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
9885 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
9886 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp151fxx_cm4.h10044 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
10045 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
10047 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
10048 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
10049 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp151axx_ca7.h9881 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
9882 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
9884 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
9885 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
9886 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp151axx_cm4.h9847 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
9848 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
9850 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
9851 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
9852 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp151dxx_cm4.h9847 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
9848 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
9850 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
9851 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
9852 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp151cxx_ca7.h10078 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
10079 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
10081 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
10082 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
10083 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp151cxx_cm4.h10044 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
10045 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
10047 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
10048 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
10049 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp151fxx_ca7.h10078 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
10079 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
10081 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
10082 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
10083 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp153axx_ca7.h11432 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11433 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11435 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11436 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11437 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp153axx_cm4.h11398 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11399 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11401 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11402 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11403 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp153cxx_ca7.h11629 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11630 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11632 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11633 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11634 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp153cxx_cm4.h11595 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11596 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11598 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11599 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11600 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp153dxx_ca7.h11432 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11433 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11435 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11436 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11437 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp153dxx_cm4.h11398 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11399 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11401 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11402 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11403 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp153fxx_ca7.h11629 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11630 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11632 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11633 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11634 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp153fxx_cm4.h11595 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11596 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11598 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11599 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11600 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp157axx_ca7.h11547 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11548 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11550 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11551 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11552 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp157axx_cm4.h11513 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11514 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11516 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11517 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11518 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp157cxx_ca7.h11744 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11745 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11747 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11748 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11749 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp157cxx_cm4.h11710 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11711 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11713 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11714 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11715 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp157dxx_ca7.h11547 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11548 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11550 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11551 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11552 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp157dxx_cm4.h11513 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11514 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11516 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11517 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11518 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp157fxx_ca7.h11744 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11745 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11747 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11748 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11749 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */
Dstm32mp157fxx_cm4.h11710 #define DDRPHYC_DX1DQSTR_R0DGSL_Pos (0U) macro
11711 #define DDRPHYC_DX1DQSTR_R0DGSL_Msk (0x7UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000007 */
11713 #define DDRPHYC_DX1DQSTR_R0DGSL_0 (0x1UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000001 */
11714 #define DDRPHYC_DX1DQSTR_R0DGSL_1 (0x2UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000002 */
11715 #define DDRPHYC_DX1DQSTR_R0DGSL_2 (0x4UL << DDRPHYC_DX1DQSTR_R0DGSL_Pos) /*!< 0x00000004 */