Home
last modified time | relevance | path

Searched refs:DDRPHYC_DX1DQSTR_DQSNDLY_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h9898 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
9899 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
9901 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
9902 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
9903 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp151fxx_cm4.h10061 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
10062 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
10064 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
10065 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
10066 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp151axx_ca7.h9898 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
9899 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
9901 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
9902 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
9903 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp151axx_cm4.h9864 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
9865 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
9867 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
9868 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
9869 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp151dxx_cm4.h9864 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
9865 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
9867 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
9868 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
9869 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp151cxx_ca7.h10095 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
10096 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
10098 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
10099 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
10100 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp151cxx_cm4.h10061 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
10062 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
10064 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
10065 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
10066 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp151fxx_ca7.h10095 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
10096 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
10098 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
10099 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
10100 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp153axx_ca7.h11449 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11450 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11452 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11453 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11454 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp153axx_cm4.h11415 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11416 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11418 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11419 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11420 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp153cxx_ca7.h11646 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11647 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11649 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11650 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11651 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp153cxx_cm4.h11612 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11613 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11615 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11616 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11617 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp153dxx_ca7.h11449 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11450 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11452 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11453 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11454 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp153dxx_cm4.h11415 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11416 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11418 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11419 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11420 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp153fxx_ca7.h11646 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11647 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11649 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11650 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11651 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp153fxx_cm4.h11612 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11613 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11615 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11616 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11617 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp157axx_ca7.h11564 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11565 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11567 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11568 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11569 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp157axx_cm4.h11530 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11531 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11533 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11534 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11535 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp157cxx_ca7.h11761 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11762 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11764 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11765 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11766 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp157cxx_cm4.h11727 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11728 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11730 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11731 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11732 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp157dxx_ca7.h11564 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11565 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11567 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11568 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11569 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp157dxx_cm4.h11530 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11531 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11533 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11534 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11535 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp157fxx_ca7.h11761 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11762 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11764 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11765 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11766 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */
Dstm32mp157fxx_cm4.h11727 #define DDRPHYC_DX1DQSTR_DQSNDLY_Pos (23U) macro
11728 #define DDRPHYC_DX1DQSTR_DQSNDLY_Msk (0x7UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x03800000 */
11730 #define DDRPHYC_DX1DQSTR_DQSNDLY_0 (0x1UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x00800000 */
11731 #define DDRPHYC_DX1DQSTR_DQSNDLY_1 (0x2UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x01000000 */
11732 #define DDRPHYC_DX1DQSTR_DQSNDLY_2 (0x4UL << DDRPHYC_DX1DQSTR_DQSNDLY_Pos) /*!< 0x02000000 */