Home
last modified time | relevance | path

Searched refs:DDRPHYC_DX0DQTR_DQDLY3_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h9617 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
9618 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
9620 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
9621 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
9622 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
9623 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151fxx_cm4.h9780 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
9781 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
9783 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
9784 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
9785 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
9786 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151axx_ca7.h9617 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
9618 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
9620 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
9621 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
9622 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
9623 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151axx_cm4.h9583 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
9584 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
9586 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
9587 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
9588 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
9589 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151dxx_cm4.h9583 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
9584 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
9586 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
9587 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
9588 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
9589 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151cxx_ca7.h9814 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
9815 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
9817 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
9818 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
9819 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
9820 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151cxx_cm4.h9780 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
9781 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
9783 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
9784 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
9785 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
9786 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp151fxx_ca7.h9814 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
9815 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
9817 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
9818 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
9819 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
9820 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153axx_ca7.h11168 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11169 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11171 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11172 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11173 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11174 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153axx_cm4.h11134 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11135 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11137 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11138 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11139 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11140 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153cxx_ca7.h11365 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11366 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11368 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11369 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11370 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11371 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153cxx_cm4.h11331 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11332 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11334 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11335 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11336 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11337 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153dxx_ca7.h11168 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11169 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11171 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11172 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11173 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11174 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153dxx_cm4.h11134 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11135 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11137 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11138 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11139 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11140 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153fxx_ca7.h11365 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11366 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11368 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11369 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11370 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11371 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp153fxx_cm4.h11331 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11332 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11334 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11335 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11336 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11337 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157axx_ca7.h11283 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11284 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11286 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11287 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11288 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11289 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157axx_cm4.h11249 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11250 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11252 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11253 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11254 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11255 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157cxx_ca7.h11480 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11481 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11483 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11484 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11485 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11486 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157cxx_cm4.h11446 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11447 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11449 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11450 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11451 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11452 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157dxx_ca7.h11283 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11284 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11286 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11287 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11288 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11289 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157dxx_cm4.h11249 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11250 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11252 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11253 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11254 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11255 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157fxx_ca7.h11480 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11481 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11483 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11484 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11485 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11486 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */
Dstm32mp157fxx_cm4.h11446 #define DDRPHYC_DX0DQTR_DQDLY3_Pos (12U) macro
11447 #define DDRPHYC_DX0DQTR_DQDLY3_Msk (0xFUL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x0000F000 */
11449 #define DDRPHYC_DX0DQTR_DQDLY3_0 (0x1UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00001000 */
11450 #define DDRPHYC_DX0DQTR_DQDLY3_1 (0x2UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00002000 */
11451 #define DDRPHYC_DX0DQTR_DQDLY3_2 (0x4UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00004000 */
11452 #define DDRPHYC_DX0DQTR_DQDLY3_3 (0x8UL << DDRPHYC_DX0DQTR_DQDLY3_Pos) /*!< 0x00008000 */