Home
last modified time | relevance | path

Searched refs:DDRPHYC_DX0DQSTR_DMDLY_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h9677 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
9678 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
9680 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
9681 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
9682 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
9683 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp151fxx_cm4.h9840 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
9841 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
9843 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
9844 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
9845 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
9846 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp151axx_ca7.h9677 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
9678 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
9680 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
9681 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
9682 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
9683 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp151axx_cm4.h9643 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
9644 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
9646 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
9647 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
9648 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
9649 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp151dxx_cm4.h9643 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
9644 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
9646 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
9647 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
9648 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
9649 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp151cxx_ca7.h9874 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
9875 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
9877 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
9878 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
9879 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
9880 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp151cxx_cm4.h9840 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
9841 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
9843 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
9844 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
9845 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
9846 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp151fxx_ca7.h9874 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
9875 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
9877 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
9878 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
9879 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
9880 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp153axx_ca7.h11228 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11229 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11231 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11232 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11233 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11234 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp153axx_cm4.h11194 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11195 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11197 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11198 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11199 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11200 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp153cxx_ca7.h11425 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11426 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11428 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11429 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11430 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11431 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp153cxx_cm4.h11391 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11392 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11394 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11395 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11396 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11397 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp153dxx_ca7.h11228 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11229 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11231 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11232 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11233 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11234 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp153dxx_cm4.h11194 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11195 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11197 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11198 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11199 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11200 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp153fxx_ca7.h11425 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11426 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11428 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11429 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11430 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11431 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp153fxx_cm4.h11391 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11392 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11394 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11395 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11396 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11397 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp157axx_ca7.h11343 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11344 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11346 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11347 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11348 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11349 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp157axx_cm4.h11309 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11310 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11312 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11313 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11314 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11315 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp157cxx_ca7.h11540 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11541 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11543 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11544 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11545 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11546 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp157cxx_cm4.h11506 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11507 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11509 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11510 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11511 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11512 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp157dxx_ca7.h11343 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11344 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11346 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11347 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11348 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11349 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp157dxx_cm4.h11309 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11310 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11312 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11313 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11314 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11315 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp157fxx_ca7.h11540 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11541 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11543 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11544 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11545 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11546 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */
Dstm32mp157fxx_cm4.h11506 #define DDRPHYC_DX0DQSTR_DMDLY_Pos (26U) macro
11507 #define DDRPHYC_DX0DQSTR_DMDLY_Msk (0xFUL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x3C000000 */
11509 #define DDRPHYC_DX0DQSTR_DMDLY_0 (0x1UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x04000000 */
11510 #define DDRPHYC_DX0DQSTR_DMDLY_1 (0x2UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x08000000 */
11511 #define DDRPHYC_DX0DQSTR_DMDLY_2 (0x4UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x10000000 */
11512 #define DDRPHYC_DX0DQSTR_DMDLY_3 (0x8UL << DDRPHYC_DX0DQSTR_DMDLY_Pos) /*!< 0x20000000 */