Home
last modified time | relevance | path

Searched refs:DDRPHYC_DTPR1_TRFC_3 (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h8933 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp151fxx_cm4.h9096 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp151axx_ca7.h8933 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp151axx_cm4.h8899 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp151dxx_cm4.h8899 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp151cxx_ca7.h9130 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp151cxx_cm4.h9096 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp151fxx_ca7.h9130 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp153axx_ca7.h10484 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp153axx_cm4.h10450 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp153cxx_ca7.h10681 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp153cxx_cm4.h10647 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp153dxx_ca7.h10484 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp153dxx_cm4.h10450 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp153fxx_ca7.h10681 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp153fxx_cm4.h10647 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp157axx_ca7.h10599 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp157axx_cm4.h10565 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp157cxx_ca7.h10796 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp157cxx_cm4.h10762 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp157dxx_ca7.h10599 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp157dxx_cm4.h10565 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp157fxx_ca7.h10796 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro
Dstm32mp157fxx_cm4.h10762 #define DDRPHYC_DTPR1_TRFC_3 (0x8UL << DDRPHYC_DTPR1_TRFC_Pos) /*!< 0x00080000 */ macro