Home
last modified time | relevance | path

Searched refs:DDRPHYC_DCR_DDRMD_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h8802 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
8803 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
8805 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
8806 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
8807 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp151fxx_cm4.h8965 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
8966 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
8968 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
8969 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
8970 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp151axx_ca7.h8802 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
8803 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
8805 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
8806 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
8807 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp151axx_cm4.h8768 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
8769 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
8771 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
8772 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
8773 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp151dxx_cm4.h8768 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
8769 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
8771 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
8772 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
8773 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp151cxx_ca7.h8999 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
9000 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
9002 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
9003 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
9004 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp151cxx_cm4.h8965 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
8966 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
8968 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
8969 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
8970 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp151fxx_ca7.h8999 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
9000 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
9002 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
9003 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
9004 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp153axx_ca7.h10353 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10354 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10356 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10357 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10358 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp153axx_cm4.h10319 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10320 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10322 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10323 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10324 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp153cxx_ca7.h10550 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10551 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10553 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10554 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10555 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp153cxx_cm4.h10516 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10517 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10519 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10520 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10521 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp153dxx_ca7.h10353 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10354 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10356 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10357 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10358 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp153dxx_cm4.h10319 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10320 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10322 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10323 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10324 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp153fxx_ca7.h10550 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10551 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10553 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10554 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10555 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp153fxx_cm4.h10516 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10517 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10519 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10520 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10521 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp157axx_ca7.h10468 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10469 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10471 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10472 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10473 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp157axx_cm4.h10434 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10435 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10437 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10438 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10439 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp157cxx_ca7.h10665 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10666 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10668 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10669 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10670 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp157cxx_cm4.h10631 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10632 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10634 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10635 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10636 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp157dxx_ca7.h10468 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10469 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10471 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10472 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10473 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp157dxx_cm4.h10434 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10435 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10437 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10438 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10439 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp157fxx_ca7.h10665 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10666 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10668 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10669 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10670 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */
Dstm32mp157fxx_cm4.h10631 #define DDRPHYC_DCR_DDRMD_Pos (0U) macro
10632 #define DDRPHYC_DCR_DDRMD_Msk (0x7UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000007 */
10634 #define DDRPHYC_DCR_DDRMD_0 (0x1UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000001 */
10635 #define DDRPHYC_DCR_DDRMD_1 (0x2UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000002 */
10636 #define DDRPHYC_DCR_DDRMD_2 (0x4UL << DDRPHYC_DCR_DDRMD_Pos) /*!< 0x00000004 */