Home
last modified time | relevance | path

Searched refs:DDRCTRL_MSTR_DDR3_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h5826 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
5827 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp151fxx_cm4.h5989 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
5990 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp151axx_ca7.h5826 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
5827 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp151axx_cm4.h5792 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
5793 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp151dxx_cm4.h5792 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
5793 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp151cxx_ca7.h6023 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
6024 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp151cxx_cm4.h5989 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
5990 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp151fxx_ca7.h6023 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
6024 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp153axx_ca7.h7377 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7378 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp153axx_cm4.h7343 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7344 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp153cxx_ca7.h7574 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7575 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp153cxx_cm4.h7540 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7541 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp153dxx_ca7.h7377 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7378 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp153dxx_cm4.h7343 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7344 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp153fxx_ca7.h7574 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7575 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp153fxx_cm4.h7540 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7541 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp157axx_ca7.h7492 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7493 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp157axx_cm4.h7458 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7459 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp157cxx_ca7.h7689 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7690 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp157cxx_cm4.h7655 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7656 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp157dxx_ca7.h7492 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7493 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp157dxx_cm4.h7458 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7459 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp157fxx_ca7.h7689 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7690 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…
Dstm32mp157fxx_cm4.h7655 #define DDRCTRL_MSTR_DDR3_Pos (0U) macro
7656 #define DDRCTRL_MSTR_DDR3_Msk (0x1UL << DDRCTRL_MSTR_DDR3_Pos) /*!< 0x000…