Home
last modified time | relevance | path

Searched refs:DDRCTRL_MRCTRL1_MR_DATA_10 (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h5905 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp151fxx_cm4.h6068 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp151axx_ca7.h5905 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp151axx_cm4.h5871 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp151dxx_cm4.h5871 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp151cxx_ca7.h6102 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp151cxx_cm4.h6068 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp151fxx_ca7.h6102 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp153axx_ca7.h7456 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp153axx_cm4.h7422 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp153cxx_ca7.h7653 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp153cxx_cm4.h7619 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp153dxx_ca7.h7456 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp153dxx_cm4.h7422 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp153fxx_ca7.h7653 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp153fxx_cm4.h7619 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp157axx_ca7.h7571 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp157axx_cm4.h7537 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp157cxx_ca7.h7768 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp157cxx_cm4.h7734 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp157dxx_ca7.h7571 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp157dxx_cm4.h7537 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp157fxx_ca7.h7768 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro
Dstm32mp157fxx_cm4.h7734 #define DDRCTRL_MRCTRL1_MR_DATA_10 (0x400UL << DDRCTRL_MRCTRL1_MR_DATA_Pos) /*!< 0x00000400 */ macro