Home
last modified time | relevance | path

Searched refs:DDRCTRL_HWLPCTL_HW_LP_EN_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h6024 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
6025 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp151fxx_cm4.h6187 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
6188 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp151axx_ca7.h6024 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
6025 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp151axx_cm4.h5990 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
5991 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp151dxx_cm4.h5990 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
5991 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp151cxx_ca7.h6221 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
6222 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp151cxx_cm4.h6187 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
6188 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp151fxx_ca7.h6221 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
6222 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp153axx_ca7.h7575 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7576 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp153axx_cm4.h7541 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7542 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp153cxx_ca7.h7772 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7773 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp153cxx_cm4.h7738 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7739 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp153dxx_ca7.h7575 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7576 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp153dxx_cm4.h7541 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7542 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp153fxx_ca7.h7772 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7773 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp153fxx_cm4.h7738 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7739 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp157axx_ca7.h7690 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7691 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp157axx_cm4.h7656 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7657 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp157cxx_ca7.h7887 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7888 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp157cxx_cm4.h7853 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7854 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp157dxx_ca7.h7690 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7691 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp157dxx_cm4.h7656 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7657 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp157fxx_ca7.h7887 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7888 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…
Dstm32mp157fxx_cm4.h7853 #define DDRCTRL_HWLPCTL_HW_LP_EN_Pos (0U) macro
7854 #define DDRCTRL_HWLPCTL_HW_LP_EN_Msk (0x1UL << DDRCTRL_HWLPCTL_HW_LP_EN_Pos) /*…