Home
last modified time | relevance | path

Searched refs:DDRCTRL_DRAMTMG0_WR2PRE_2 (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h6377 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp151fxx_cm4.h6540 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp151axx_ca7.h6377 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp151axx_cm4.h6343 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp151dxx_cm4.h6343 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp151cxx_ca7.h6574 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp151cxx_cm4.h6540 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp151fxx_ca7.h6574 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp153axx_ca7.h7928 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp153axx_cm4.h7894 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp153cxx_ca7.h8125 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp153cxx_cm4.h8091 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp153dxx_ca7.h7928 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp153dxx_cm4.h7894 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp153fxx_ca7.h8125 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp153fxx_cm4.h8091 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp157axx_ca7.h8043 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp157axx_cm4.h8009 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp157cxx_ca7.h8240 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp157cxx_cm4.h8206 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp157dxx_ca7.h8043 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp157dxx_cm4.h8009 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp157fxx_ca7.h8240 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro
Dstm32mp157fxx_cm4.h8206 #define DDRCTRL_DRAMTMG0_WR2PRE_2 (0x4UL << DDRCTRL_DRAMTMG0_WR2PRE_Pos) /*!< 0x04000000 */ macro