Home
last modified time | relevance | path

Searched refs:DBGMCU_CR_DBG_SLEEP_Pos (Results 1 – 25 of 193) sorted by relevance

12345678

/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h4853 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
4854 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32f101xb.h4915 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
4916 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32f100xb.h5323 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
5324 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32f102x6.h5972 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
5973 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32f100xe.h5837 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
5838 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32f101xg.h5964 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
5965 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32f101xe.h5890 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
5891 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32f102xb.h6026 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
6027 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h1174 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1175 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l010x8.h940 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
941 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l010xb.h945 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
946 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l011xx.h1037 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1038 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l021xx.h1165 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1166 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l031xx.h1046 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1047 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l051xx.h1081 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1082 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l010x4.h932 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
933 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l010x6.h938 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
939 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l081xx.h1231 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1232 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l071xx.h1103 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1104 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l052xx.h1370 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1371 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l062xx.h1498 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1499 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
Dstm32l053xx.h1392 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
1393 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h6980 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
6981 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x0000…
Dstm32f410rx.h6984 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
6985 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x0000…
Dstm32f410tx.h6940 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) macro
6941 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x0000…

12345678