Home
last modified time | relevance | path

Searched refs:DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (Results 1 – 25 of 38) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h8633 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
8634 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)/*!< …
Dstm32wle5xx.h8633 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
8634 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)/*!< …
Dstm32wl5mxx.h10293 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
10294 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)/*!< …
Dstm32wl54xx.h10293 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
10294 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)/*!< …
Dstm32wl55xx.h10293 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
10294 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)/*!< …
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h2050 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
2051 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)
Dstm32wba52xx.h2554 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
2555 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)
Dstm32wba54xx.h2737 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
2738 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)
Dstm32wba5mxx.h2737 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
2738 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)
Dstm32wba55xx.h2737 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
2738 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h10665 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
10666 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos) /*!<…
Dstm32wb1mxx.h10687 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
10688 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos) /*!<…
Dstm32wb30xx.h10661 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
10662 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos) /*!<…
Dstm32wb35xx.h12139 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
12140 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos) /*!<…
Dstm32wb55xx.h13044 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
13045 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos) /*!<…
Dstm32wb5mxx.h13044 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
13045 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos) /*!<…
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h10515 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
10516 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos) /*!<…
Dstm32wb15xx.h10687 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
10688 …DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos) /*!<…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h3498 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
3499 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)
Dstm32h523xx.h4570 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
4571 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)
Dstm32h562xx.h4995 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
4996 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h4583 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
4584 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)/*!< 0x00…
Dstm32l562xx.h4915 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
4916 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)/*!< 0x00…
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h5652 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
5653 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)
Dstm32u535xx.h5252 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos (11U) macro
5253 #define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)

12