Home
last modified time | relevance | path

Searched refs:CM1AR (Results 1 – 25 of 31) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_hal_dma_ex.c146 hdma->Instance->CM1AR = SecondMemAddress; in HAL_DMAEx_MultiBufferStart()
220 hdma->Instance->CM1AR = SecondMemAddress; in HAL_DMAEx_MultiBufferStart_IT()
301 hdma->Instance->CM1AR = Address; in HAL_DMAEx_ChangeMemory()
Dstm32l5xx_ll_dma.c185 WRITE_REG(tmp->CM1AR, 0U); in LL_DMA_DeInit()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_dma_ex.c168 ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = SecondMemAddress; in HAL_DMAEx_MultiBufferStart()
264 ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = SecondMemAddress; in HAL_DMAEx_MultiBufferStart_IT()
382 ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = Address; in HAL_DMAEx_ChangeMemory()
Dstm32h7xx_ll_bdma.c172 LL_BDMA_WriteReg(tmp, CM1AR, 0U); in LL_BDMA_DeInit()
Dstm32h7xx_hal_dma.c523 ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U; in HAL_DMA_DeInit()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_bdma.h1388 …MODIFY_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CM1AR, BDM… in LL_BDMA_SetMemory1Address()
1410 return (((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CM1AR); in LL_BDMA_GetMemory1Address()
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_dma.h1917 …WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CM1AR, MemoryAdd… in LL_DMA_SetMemory1Address()
1938 return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CM1AR)); in LL_DMA_GetMemory1Address()
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h476 …__IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register, Address offset: 0x1… member
Dstm32l562xx.h510 …__IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register, Address offset: 0x1… member
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h601 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h7b0xx.h604 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h7b0xxq.h605 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h7a3xxq.h602 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h7b3xx.h604 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h7b3xxq.h605 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h730xxq.h628 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h733xx.h627 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h725xx.h625 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h730xx.h627 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h735xx.h628 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h742xx.h580 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h723xx.h624 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h750xx.h584 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h753xx.h584 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member
Dstm32h745xx.h615 __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ member

12