Home
last modified time | relevance | path

Searched refs:CCIPR2 (Results 1 – 25 of 88) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_rcc_ex.h1700 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C5SEL, (uint32_t)(__I2C5_CLKSOURCE__))
1709 #define __HAL_RCC_GET_I2C5_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C5SEL)))
1724 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C6SEL, (uint32_t)(__I2C6_CLKSOURCE__))
1733 #define __HAL_RCC_GET_I2C6_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C6SEL)))
1857 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USART6SEL, (uint32_t)(__USART6_CLKSOURCE__))
1866 #define __HAL_RCC_GET_USART6_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_USART6SEL)))
1903 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_OCTOSPISEL, (uint32_t)(__OSPI_CLKSOURCE__))
1912 #define __HAL_RCC_GET_OSPI_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_OCTOSPISEL)))
1925 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_HSPISEL, (uint32_t)(__HSPI_CLKSOURCE__))
1934 #define __HAL_RCC_GET_HSPI_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_HSPISEL)))
[all …]
Dstm32u5xx_ll_rcc.h3053 MODIFY_REG(RCC->CCIPR2, (SAIxSource >> 16U), (SAIxSource & 0x0000FFFFU)); in LL_RCC_SetSAIClockSource()
3066 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL, SDMMCxSource); in LL_RCC_SetSDMMCKernelClockSource()
3095 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_RNGSEL, RNGxSource); in LL_RCC_SetRNGClockSource()
3111 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USBPHYCSEL, Source); in LL_RCC_SetUSBPHYClockSource()
3189 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_MDF1SEL, Source); in LL_RCC_SetMDF1ClockSource()
3204 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_OCTOSPISEL, Source); in LL_RCC_SetOCTOSPIClockSource()
3220 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_HSPISEL, Source); in LL_RCC_SetHSPIClockSource()
3235 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAESSEL, Source); in LL_RCC_SetSAESClockSource()
3250 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DSIHOSTSEL, Source); in LL_RCC_SetDSIClockSource()
3265 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_LTDCSEL, Source); in LL_RCC_SetLTDCClockSource()
[all …]
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_hal_rcc_ex.h791 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_CECSEL, (uint32_t)(__CEC_CLKSOURCE__))
799 #define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_CECSEL)))
861 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL, (uint32_t)(__FDCAN_CLKSOURCE__))
869 #define __HAL_RCC_GET_FDCAN_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL)))
902 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C1_I3C1SEL, (uint32_t)(__I2C1_I3C1_CLKSOURCE__))
911 #define __HAL_RCC_GET_I2C1_I3C1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C1_I3C1SEL)…
922 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C23SEL, (uint32_t)(__I2C23_CLKSOURCE__))
931 #define __HAL_RCC_GET_I2C23_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C23SEL)))
942 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C1_I3C1SEL, (uint32_t)(__I3C1_CLKSOURCE__))
951 #define __HAL_RCC_GET_I3C1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C1_I3C1SEL)))
[all …]
Dstm32h7rsxx_ll_rcc.h2474 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_CECSEL, ClkSource); in LL_RCC_SetCECClockSource()
2529 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL, ClkSource); in LL_RCC_SetFDCANClockSource()
2579 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C1_I3C1SEL, ClkSource); in LL_RCC_SetI3CClockSource()
2724 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SPDIFRXSEL, ClkSource); in LL_RCC_SetSPDIFRXClockSource()
2975 return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_CECSEL)); in LL_RCC_GetCECClockSource()
3038 return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL)); in LL_RCC_GetFDCANClockSource()
3094 return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C1_I3C1SEL)); in LL_RCC_GetI3CClockSource()
3258 return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SPDIFRXSEL)); in LL_RCC_GetSPDIFRXClockSource()
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_hal_rcc_ex.h1388 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL, (__SAI1_CLKSOURCE__))
1408 #define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL))
1434 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAI2SEL, (__SAI2_CLKSOURCE__))
1448 #define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SAI2SEL))
1531 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL, (__I2C4_CLKSOURCE__))
1539 #define __HAL_RCC_GET_I2C4_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL))
1771 SET_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL); \
1775 CLEAR_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL); \
1806 …((READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL) != 0U) ? RCC_SDMMC1CLKSOURCE_PLLP : (READ_BIT(RCC->CC…
1954 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DFSDM1SEL, (__DFSDM1_CLKSOURCE__))
[all …]
Dstm32l4xx_ll_rcc.h3060 MODIFY_REG(RCC->CCIPR2, (SAIxSource >> 16U), (SAIxSource & 0x0000FFFFU)); in LL_RCC_SetSAIClockSource()
3080 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL, SDMMCxSource); in LL_RCC_SetSDMMCKernelClockSource()
3187 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ADFSDM1SEL, Source); in LL_RCC_SetDFSDMAudioClockSource()
3206 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DFSDM1SEL, DFSDMxSource); in LL_RCC_SetDFSDMClockSource()
3224 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DSISEL, Source); in LL_RCC_SetDSIClockSource()
3241 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, Source); in LL_RCC_SetLTDCClockSource()
3257 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_OSPISEL, Source); in LL_RCC_SetOCTOSPIClockSource()
3411 return (uint32_t)(READ_BIT(RCC->CCIPR2, SAIx) | (SAIx << 16U)); in LL_RCC_GetSAIClockSource()
3433 return (uint32_t)(READ_BIT(RCC->CCIPR2, SDMMCx)); in LL_RCC_GetSDMMCKernelClockSource()
3550 return (uint32_t)(READ_BIT(RCC->CCIPR2, DFSDMx)); in LL_RCC_GetDFSDMAudioClockSource()
[all …]
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_rcc_ex.h989 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL, (uint32_t)(__SAI1_CLKSOURCE__))
1003 #define __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL)))
1019 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAI2SEL, (uint32_t)(__SAI2_CLKSOURCE__))
1029 #define __HAL_RCC_GET_SAI2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SAI2SEL)))
1101 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL, (uint32_t)(__I2C4_CLKSOURCE__))
1109 #define __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL)))
1346 SET_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL); \
1351 CLEAR_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL); \
1364 …((READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL) != 0U) ? RCC_SDMMC1CLKSOURCE_PLLP : ((uint32_t)(READ_…
1445 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DFSDMSEL, (uint32_t)(__DFSDM1_CLKSOURCE__))
[all …]
Dstm32l5xx_ll_rcc.h2483 MODIFY_REG(RCC->CCIPR2, (SAIxSource >> 16U), (SAIxSource & 0x0000FFFFU)); in LL_RCC_SetSAIClockSource()
2496 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL, SDMMCxSource); in LL_RCC_SetSDMMCKernelClockSource()
2569 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ADFSDMSEL, Source); in LL_RCC_SetDFSDMAudioClockSource()
2582 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DFSDMSEL, DFSDMxSource); in LL_RCC_SetDFSDMClockSource()
2596 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_OSPISEL, Source); in LL_RCC_SetOCTOSPIClockSource()
2758 return (uint32_t)(READ_BIT(RCC->CCIPR2, SAIx) | (SAIx << 16U)); in LL_RCC_GetSAIClockSource()
2772 return (uint32_t)(READ_BIT(RCC->CCIPR2, SDMMCx)); in LL_RCC_GetSDMMCKernelClockSource()
2850 return (uint32_t)(READ_BIT(RCC->CCIPR2, DFSDMx)); in LL_RCC_GetDFSDMAudioClockSource()
2864 return (uint32_t)(READ_BIT(RCC->CCIPR2, DFSDMx)); in LL_RCC_GetDFSDMClockSource()
2879 return (uint32_t)(READ_BIT(RCC->CCIPR2, OCTOSPIx)); in LL_RCC_GetOCTOSPIClockSource()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_hal_rcc_ex.h1931 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))
1944 #define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_LPTIM1SEL)))
1961 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_LPTIM2SEL, (uint32_t)(__LPTIM2_CLKSOURCE__))
1974 #define __HAL_RCC_GET_LPTIM2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_LPTIM2SEL)))
1990 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_LPTIM3SEL, (uint32_t)(__LPTIM3_CLKSOURCE__))
2001 #define __HAL_RCC_GET_LPTIM3_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_LPTIM3SEL)))
2018 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_LPTIM4SEL, (uint32_t)(__LPTIM4_CLKSOURCE__))
2029 #define __HAL_RCC_GET_LPTIM4_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_LPTIM4SEL)))
2046 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_LPTIM5SEL, (uint32_t)(__LPTIM5_CLKSOURCE__))
2057 #define __HAL_RCC_GET_LPTIM5_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_LPTIM5SEL)))
[all …]
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_hal_rcc_ex.h663 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2S1SEL, (uint32_t)(__I2S1_CLKSOURCE__))
676 #define __HAL_RCC_GET_I2S1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2S1SEL)))
692 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2S2SEL, (uint32_t)(__I2S2_CLKSOURCE__))
701 #define __HAL_RCC_GET_I2S2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2S2SEL)))
992 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USBSEL, (uint32_t)(__USB_CLKSOURCE__))
1000 #define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_USBSEL)))
1012 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL, (uint32_t)(__FDCAN_CLKSOURCE__))
1020 #define __HAL_RCC_GET_FDCAN_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL)))
Dstm32g0xx_ll_rcc.h2084 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USBSEL, USBxSource); in LL_RCC_SetUSBClockSource()
2100 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL, FDCANxSource); in LL_RCC_SetFDCANClockSource()
2135 MODIFY_REG(RCC->CCIPR2, (I2SxSource >> 16U), (I2SxSource & 0x0000FFFFU)); in LL_RCC_SetI2SClockSource()
2300 return (uint32_t)(READ_BIT(RCC->CCIPR2, FDCANx)); in LL_RCC_GetFDCANClockSource()
2350 return (uint32_t)(READ_BIT(RCC->CCIPR2, USBx)); in LL_RCC_GetUSBClockSource()
2389 return (uint32_t)(READ_BIT(RCC->CCIPR2, I2Sx) | (I2Sx << 16U)); in LL_RCC_GetI2SClockSource()
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_rcc_ex.h599 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL, (__SAI1_CLKSOURCE__))
609 #define __HAL_RCC_GET_SAI1_SOURCE() READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL)
620 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ASSEL, (__AS_CLKSOURCE__))
627 #define __HAL_RCC_GET_AUDIOSYNC_SOURCE() READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ASSEL)
640 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_RNGSEL, (__RNG_CLKSOURCE__))
649 #define __HAL_RCC_GET_RNG_SOURCE() READ_BIT(RCC->CCIPR2, RCC_CCIPR2_RNGSEL)
Dstm32wbaxx_ll_rcc.h1921 MODIFY_REG(RCC->CCIPR2, (SAIxSource >> 16U), (SAIxSource & 0x0000FFFFU)); in LL_RCC_SetSAIClockSource()
1936 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_RNGSEL, RNGxSource); in LL_RCC_SetRNGClockSource()
2100 return (uint32_t)(READ_BIT(RCC->CCIPR2, SAIx) | (SAIx << 16U)); in LL_RCC_GetSAIClockSource()
2116 return (uint32_t)(READ_BIT(RCC->CCIPR2, RNGx)); in LL_RCC_GetRNGClockSource()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_rcc.h3024 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL, ClkSource); in LL_RCC_SetETHClockSource()
3039 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL, ClkSource); in LL_RCC_SetETHPTPClockSource()
3053 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL, Interface); in LL_RCC_SetETHPHYInterface()
3080 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV, Divider); in LL_RCC_SetETH1PTPDivider()
3106 return (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV)); in LL_RCC_GetETH1PTPDivider()
3119 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1REFCLKSEL, ClkSource); in LL_RCC_SetETHREFRXClockSource()
3132 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1GTXCLKSEL, ClkSource); in LL_RCC_SetETHREFTXClockSource()
4030 return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL)); in LL_RCC_GetETHClockSource()
4047 return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL)); in LL_RCC_GetETHPTPClockSource()
4063 return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL)); in LL_RCC_GetETHPHYInterface()
[all …]
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_hal_rcc_ex.h788 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL, (__I2C4_CLKSOURCE__))
796 #define __HAL_RCC_GET_I2C4_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL))
997 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_QSPISEL, __QSPI_CLKSOURCE__)
1005 #define __HAL_RCC_GET_QSPI_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_QSPISEL))
Dstm32g4xx_ll_rcc.h1721 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_QSPISEL, Source); in LL_RCC_SetQUADSPIClockSource()
1956 return (uint32_t)(READ_BIT(RCC->CCIPR2, QUADSPIx)); in LL_RCC_GetQUADSPIClockSource()
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_hal_rcc_ex.h429 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USBSEL, (uint32_t)(__USB_SOURCE__))
436 #define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_USBSEL)))
Dstm32c0xx_ll_rcc.h1467 MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USBSEL, USBxSource); in LL_RCC_SetUSBClockSource()
1542 return (uint32_t)(READ_BIT(RCC->CCIPR2, USBx)); in LL_RCC_GetUSBClockSource()
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_hal_rcc_ex.c1118 srcclk = READ_BIT(RCC->CCIPR2, RCC_CCIPR2_USBSEL); in HAL_RCCEx_GetPeriphCLKFreq()
1155 srcclk = READ_BIT(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL); in HAL_RCCEx_GetPeriphCLKFreq()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_hal_eth.c347 SET_BIT(RCC->CCIPR2, RCC_ETH1PHYIF_MII); in HAL_ETH_Init()
351 SET_BIT(RCC->CCIPR2, RCC_ETH1PHYIF_RGMII); in HAL_ETH_Init()
355 SET_BIT(RCC->CCIPR2, RCC_ETH1PHYIF_RMII); in HAL_ETH_Init()
Dstm32n6xx_ll_rcc.c275 WRITE_REG(RCC->CCIPR2, 0x00000000U); in LL_RCC_DeInit()
Dstm32n6xx_hal_rcc_ex.c800 MODIFY_REG(RCC->CCIPR2, (RCC_CCIPR2_ETH1PTPDIV | RCC_CCIPR2_ETH1PTPSEL), \ in HAL_RCCEx_PeriphCLKConfig()
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_hal_rcc_ex.c478 tmpreg = RCC->CCIPR2; in HAL_RCCEx_GetPeriphCLKConfig()
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_hal_rcc_ex.c976 if (HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL)) /* PLLP ? */ in HAL_RCCEx_GetPeriphCLKFreq()
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_hal_rcc_ex.c1348 if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL)) /* PLL "P" ? */ in HAL_RCCEx_GetPeriphCLKFreq()

1234