Home
last modified time | relevance | path

Searched refs:CBR2 (Results 1 – 25 of 42) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_dma.h4564 WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, in LL_DMA_ConfigBlkRptAddrUpdateValue()
4583 …MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, DMA_CBR… in LL_DMA_SetBlkRptDestAddrUpdateValue()
4600 return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, in LL_DMA_GetBlkRptDestAddrUpdateValue()
4619 …MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, DMA_CBR… in LL_DMA_SetBlkRptSrcAddrUpdateValue()
4636 …return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, D… in LL_DMA_GetBlkRptSrcAddrUpdateValue()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_dma.h4636 WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, in LL_DMA_ConfigBlkRptAddrUpdateValue()
4657 …MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, DMA_CBR… in LL_DMA_SetBlkRptDestAddrUpdateValue()
4676 return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, in LL_DMA_GetBlkRptDestAddrUpdateValue()
4697 …MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, DMA_CBR… in LL_DMA_SetBlkRptSrcAddrUpdateValue()
4716 …return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, D… in LL_DMA_GetBlkRptSrcAddrUpdateValue()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_dma.h4456 WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, in LL_DMA_ConfigBlkRptAddrUpdateValue()
4477 …MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, DMA_CBR… in LL_DMA_SetBlkRptDestAddrUpdateValue()
4496 return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, in LL_DMA_GetBlkRptDestAddrUpdateValue()
4517 …MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, DMA_CBR… in LL_DMA_SetBlkRptSrcAddrUpdateValue()
4536 …return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, D… in LL_DMA_GetBlkRptSrcAddrUpdateValue()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_hal_dma.c503 hdma->Instance->CBR2 = 0U; in HAL_DMA_DeInit()
1727 WRITE_REG(hdma->Instance->CBR2, 0U); in DMA_Init()
Dstm32h7rsxx_hal_dma_ex.c724 hdma->Instance->CBR2 = 0U; in HAL_DMAEx_List_DeInit()
3404 WRITE_REG(hdma->Instance->CBR2, tmpreg2); in HAL_DMAEx_ConfigRepeatBlock()
3675 WRITE_REG(hdma->Instance->CBR2, 0U); in DMA_List_Init()
Dstm32h7rsxx_ll_dma.c378 LL_DMA_WriteReg(tmp, CBR2, 0U); in LL_DMA_DeInit()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_dma.h5774 WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, in LL_DMA_ConfigBlkRptAddrUpdateValue()
5795 …MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, DMA_CBR… in LL_DMA_SetBlkRptDestAddrUpdateValue()
5814 return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, in LL_DMA_GetBlkRptDestAddrUpdateValue()
5835 …MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, DMA_CBR… in LL_DMA_SetBlkRptSrcAddrUpdateValue()
5854 …return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2, D… in LL_DMA_GetBlkRptSrcAddrUpdateValue()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_dma.c378 hdma->Instance->CBR2 = 0U; in HAL_DMA_DeInit()
1681 WRITE_REG(hdma->Instance->CBR2, 0U); in DMA_Init()
Dstm32h5xx_hal_dma_ex.c728 hdma->Instance->CBR2 = 0U; in HAL_DMAEx_List_DeInit()
3420 WRITE_REG(hdma->Instance->CBR2, tmpreg2); in HAL_DMAEx_ConfigRepeatBlock()
3691 WRITE_REG(hdma->Instance->CBR2, 0U); in DMA_List_Init()
Dstm32h5xx_ll_dma.c343 LL_DMA_WriteReg(tmp, CBR2, 0U); in LL_DMA_DeInit()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_hal_dma.c421 hdma->Instance->CBR2 = 0U; in HAL_DMA_DeInit()
1785 WRITE_REG(hdma->Instance->CBR2, 0U); in DMA_Init()
Dstm32n6xx_hal_dma_ex.c732 hdma->Instance->CBR2 = 0U; in HAL_DMAEx_List_DeInit()
3440 WRITE_REG(hdma->Instance->CBR2, tmpreg2); in HAL_DMAEx_ConfigRepeatBlock()
3711 WRITE_REG(hdma->Instance->CBR2, 0U); in DMA_List_Init()
Dstm32n6xx_ll_dma.c395 LL_DMA_WriteReg(tmp, CBR2, 0U); in LL_DMA_DeInit()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_dma.c371 hdma->Instance->CBR2 = 0U; in HAL_DMA_DeInit()
1662 WRITE_REG(hdma->Instance->CBR2, 0U); in DMA_Init()
Dstm32u5xx_hal_dma_ex.c728 hdma->Instance->CBR2 = 0U; in HAL_DMAEx_List_DeInit()
3421 WRITE_REG(hdma->Instance->CBR2, tmpreg2); in HAL_DMAEx_ConfigRepeatBlock()
3692 WRITE_REG(hdma->Instance->CBR2, 0U); in DMA_List_Init()
Dstm32u5xx_ll_dma.c346 LL_DMA_WriteReg(tmp, CBR2, 0U); in LL_DMA_DeInit()
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h415 …__IO uint32_t CBR2; /*!< DMA channel x block register 2, Address offset: … member
Dstm32h523xx.h476 …__IO uint32_t CBR2; /*!< DMA channel x block register 2, Address offset: … member
Dstm32h562xx.h496 …__IO uint32_t CBR2; /*!< DMA channel x block register 2, Address offset: … member
Dstm32h533xx.h513 …__IO uint32_t CBR2; /*!< DMA channel x block register 2, Address offset: … member
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h444 …__IO uint32_t CBR2; /*!< DMA channel x block register 2, Address offset: … member
Dstm32u535xx.h405 …__IO uint32_t CBR2; /*!< DMA channel x block register 2, Address offset: … member
Dstm32u575xx.h416 …__IO uint32_t CBR2; /*!< DMA channel x block register 2, Address offset: … member
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h549 …__IO uint32_t CBR2; /*!< DMA channel x block register 2, Address offset:… member
Dstm32h7s7xx.h604 …__IO uint32_t CBR2; /*!< DMA channel x block register 2, Address offset:… member

12